TTTC Header Image
TTTC's Electronic Broadcasting Service
DDECS Logo

10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2007)
April 11th - April 13th, 2007

Jagiellonian University
Kraków, Poland

http://www.iele.polsl.pl/ddecs2007

CALL FOR PAPERS

Scope -- Author Information -- Workshop Location -- Committees

Scope

top

The IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems provides a forum for exchanging ideas, discussing research results, and presenting practical applications in the areas of design, test, and diagnosis of microelectronic circuits and systems.

Topics of interest include but are not limited to:

  • ASIC/FPGA Design
  • Bio-inspired Hardware
  • Design Verification/ Validation
  • Formal Methods in System Design
  • Hardware/Software Co-Design
  • IP-based Design
  • Logic Synthesis
  • Physical Design
  • Reconfigurable Computing
  • System-on-a-Chip (SoC)
  • Analog, Mixed-Signal, and RF Test
  • ATE Hardware and Software
  • Built-in Self-Test (BIST)
  • Design for Testability and Diagnosis
  • Defect/Fault Tolerance and Reliability
  • Embedded Test
  • Memory and Processor Test
  • MEMS Testing

Author Information

top

Prospective authors are cordially invited to submit original papers in English of 6 pages maximum. Electronic submission (using the Workshop web page) in PostScript or PDF format is required. Please identify the contact author with complete mailing address, phone and fax numbers, and e-mail address. Special student and industrial sessions will be organized. Accepted papers will be included in the Workshop Proceedings.

Important dates:
Submission deadline: January 10, 2007
Notification of acceptance: February 26, 2007
Camera-ready deadline: March 11, 2007

Workshop Location

top

The DDECS'07 workshop will be held in picturesque city Kraków (Cracow) – the former capital of Poland one of the few places in the world where one can feel history intermingle with the present, a place which once visited cannot be forgotten. The workshop site itself will be a historic building of Collegium Novum at the Jagiellonian University. The university was founded in 1364 by Kazimierz III the Great as Akademia Krakowska and is among the oldest universities in Europe and the world, the second oldest in Central Europe (after the University of Prague). Collegium Novum is very close to the city center of Kraków.

DDECS'07 will be accompanied by the CCE'07 workshop on Challenges in Collaborative Engineering. CCE'07 will run in parallel to DDECS in the Collegium Maius of the Jagiellonian University.

Committees

top

General Chair
Elena Gramatová - Slovak Academy of Sciences (SK)
gramatova.ui@savba.sk

General Vice-Chair
Adam Pawlak - Silesian University of Technology (PL)
Adam.Pawlak@polsl.pl

Program Chair
Patrick Girard - LIRMM (F)
girard@lirmm.fr

Program Vice-Chair
Andrzej Kraśniewski - Warsaw University of Technology (PL)
andrzej@tele.pw.edu.pl

Organizing Committee Chair
Tomasz Garbolino - Silesian University of Technology (PL)
Tomasz.Garbolino@polsl.pl

Publicity Chair
Raimund Ubar - Tallinn Technical University (EST)
raiub@pld.ttu.ee

Steering Committee
T.Garbolino (PL)
E.Gramatová (SK)
E.Hrynkiewicz (PL)
Z.Kotásek (CZ)
A.Kraśniewski (PL)
H.Manhaeve (B)
E.J.Marinissen (NL)
O.Novák (chair,CZ)
A.Pawlak (PL)
A.Pataricza (H)
S.Piestrak (PL)
M.Renovell (F)
B.Straube (D)
R.Ubar (EST)
K.Vlcek (CZ)

Honorary members:
A.Hławiczka (PL)

Program Committee
E. Aas (N)
J. Becker (D)
D. Borrione (F)
G. Carlsson (S)
K. Chakrabarty (USA)
S. Chakravarty (USA)
M. Danek (CZ)
R. Drechsler (D)
L. Entrena (E)
B. Feher (H)
J. Figueras (E)
T. Garbolino (PL)
P. Girard (F)
M. Glesner (D)
S. Goel (NL)
E. Gramatová (SK)
S. Hellebrand (D)
J. Henkel (D)
A. Hlawiczka (PL)
E. Hrynkiewicz (PL)
L. Józwiak (NL)
Z. Kotásek (CZ)
A. Krasniewski (PL)
K. Kuchcinski (S)
C. Landrault (F)
E. Larsson (S)
R. Leveugle (F)
H. Manhaeve (B)
N. Mukherjee (USA)
N. Nicolici (CDN)
F. Novak (SLO)
O. Novák (CZ)
A. Pataricza (H)
A. Pawlak (PL)
Z. Peng (S)
S. Piestrak (F)
W. Pleskacz (PL)
A. Pleštil (CZ)
P. Prinetto (I)
M. Rencz (H)
M. Renovell (F)
B. Rouzeyre (F)
G. Russel (GB)
D. Sciuto (I)
J. Segura (E)
L. Sekanina (CZ)
O. Sentieys (F)
M. Sonza Reorda (I)
J. Sosnowski (PL)
Z. Stamenkovic (D)
A. Steininger (A)
V. Stopjaková (SK)
B. Straube (D)
I. Teixeira (P)
J. Teixeira (P)
H. Tenhunen (S)
J. Tyszer (PL)
R. Ubar (EST)
H. Vierhaus (D)
K. Vlcek (CZ)
H. Wunderlich (D)
Y. Zorian (USA)

For more information, visit us on the web at: http://www.iele.polsl.pl/ddecs2007

The DDECS Workshop series is organized by the Institute of Electronics, Silesian University of Technology in Gliwice and is sponsored by the IEEE Computer Society - Test Technology Council (TTTC).


IEEE Computer Society- Test Technology Technical Council

TTTC CHAIR
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@ece.ubc.ca

SENIOR PAST CHAIR
Yervant ZORIAN
Virage Logic - USA
Tel. +1-510-360-8035
E-mail yervant.zorian@viragelogic.com


TTTC 2ND VICE CHAIR
Joan FIGUERAS
Universitat Politècnica de Catalunya - Spain
Tel. +34-93-401-6603
E-mail figueras@eel.upc.es

FINANCE
Adit D. SINGH
Auburn University - USA
Tel. +1-334-844-1847
E-mail adsingh@eng.auburn.edu

DESIGN & TEST MAGAZINE
Tim CHENG
University of California, Santa Barbara - USA
Tel. +1-805-893-72942
E-mail timcheng@ece.ucsb.edu

TECHNICAL MEETINGS
Chen-Huan CHIANG

Lucent Technologies
- USA
Tel. +1-732-949-5539
E-mail chenhuan@lucent.com

TECHNICAL ACTIVITIES
Victor Hugo CHAMPAC
Instituto Nacional de Astrofisica - Mexico
Tel.+52-22-470-517
E-mail champac@inaoep.mx

ASIA & SOUTH PACIFIC
Hideo FUJIWARA
Nara Institute of Science and Technology - Japan
Tel. +81-74-372-5220
E-mail fujiwara@is.aist-nara.ac.jp

LATIN AMERICA
Marcelo LUBASZEWSKI
Federal University of Rio Grande do Sul - Brazil
Tel. +34-93-401-6603
E-mail luba@vortex.ufrgs.br

NORTH AMERICA
William R. MANN
Tel. +1-949-645-3294
E-mail william.mann@ieee.org

COMMUNICATIONS
Adit D. SINGH
Auburn University - USA
Tel. +1-334-844-1847
E-mail adsingh@eng.auburn.edu

INDUSTRY ADVISORY BOARD
Yervant ZORIAN
Virage Logic - USA
Tel. +1-510-360-8035
E-mail yervant.zorian@viragelogic.com

 

PAST CHAIR
Paolo PRINETTO
Politecnico di Torino - Italy
Tel. +39-011-564-7007
E-mail Paolo.Prinetto@polito.it

TTTC 1ST VICE CHAIR
Adit D. SINGH
Auburn University - USA
Tel. +1-334-844-1847
E-mail adsingh@eng.auburn.edu

SECRETARY
Christian LANDRAULT
LIRMM - France
Tel. +33-4-674-18524
E-mail landrault@lirmm.fr

INTERNATIONAL TEST CONFERENCE
Scott DAVIDSON
Sun Microsystems
- USA
Tel. +1-650-786-7256
E-mail scott.davidson@eng.sun.com

TEST WEEK COORDINATION
Yervant ZORIAN
Virage Logic - USA
Tel. +1-510-360-8035
E-mail yervant.zorian@viragelogic.com

TUTORIALS AND EDUCATION
Dimitris GIZOPOULOS

University of Piraeus
- Greece
Tel. +30-210-414-2372
E-mail dgizop@unipi.gr

STANDARDS
Rohit KAPUR

Synopsys
- USA
Tel. +1-650-934-1487
E-mail rkapur@synopsys.com

EUROPE
Zebo PENG
Linköping University - Sweden
Tel. +46-13-282-067/-281-000
E-mail zpe@ida.liu.se

MIDDLE EAST & AFRICA
Ibrahim HAJJ
American University of Beirut - Lebanon
Tel. +961-1-341-952
E-mail ihajj@aub.edu.lb

STANDING COMMITTEES
Michael NICOLAIDIS
iRoC Technologies - France
Tel. +33-4-381-20763
E-mail michael.nicolaidis@iroctech.com

ELECTRONIC MEDIA
Alfredo BENSO
Politecnico di Torino - Italy
Tel. +39-011-564-7080
E-mail alfredo.benso@polito.it


This message contains public information only. You are invited to copy and distribute it further.

For more information contact the TTTC office or visit http://tab.computer.org/tttc/

To remove your name from this mailing list, please email unsubscribetttc@cemamerica.com or login to the TTTC Database and uncheck the EBS (Electronic Broadcast Service) box, which can modified by selecting "Edit" next to "My Subscriptions".